



Prior Art




Fig. 1A DUT Output

Fig. 1B Tester Strobe

Fig. 1C Shift

Approved 3/17/05 JWD



Prior Art




Fig.2A DUT Clock Input

Fig.2B DUT Output

Fig.2C Tester Strobe Point

Fig.2D DUT Delay : L \rightarrow H

Fig.2E DUT Delay : H \rightarrow L